View HD74AC374FPEL_4316270.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

HD74AC374/HD74ACT374
Octal D-Type Flip-Flops with 3-State Output
REJ03D0274-0200Z (Previous ADE-205-395 (Z)) Rev.2.00 Jul.16.2004
Description
The HD74AC374/HD74ACT374 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus-oriented applications. A buffered Clock (CP) and Output Enable (OE) are common to all flip-flops.
Features
* Buffered Positive Edge-Triggered Clock * 3-State Outputs for Bus-Oriented Applications * Outputs Source/Sink 24 mA * See HD74AC273/HD74ACT273 for Reset Version * See HD74AC373/HD74ACT373 for Transparent Latch Version * See HD74AC574/HD74ACT574 for Broadside Pinout Version * See HD74AC564/HD74ACT564 for Broadside * Pinout Version with Inverted Outputs * HD74ACT374 has TTL-Compatible Inputs * Ordering Information: Ex. HD74AC374
Part Name HD74AC374P HD74AC374FPEL HD74AC374RPEL HD74AC374TELL Package Type DIP-20 pin SOP-20 pin (JEITA) TSSOP-20 pin Package Code Package Abbreviation Taping Abbreviation (Quantity) DP-20N, -20NEV P FP-20DAV TTP-20DAV FP RP T -- EL (2,000 pcs/reel) EL (1,000 pcs/reel) ELL (2,000 pcs/reel)
SOP-20 pin (JEDEC) FP-20DBV
Notes: 1. Please consult the sales office for the above package availability. 2. The packages with lead-free pins are distinguished from the conventional products by adding V at the end of the package code.
Rev.2.00, Jul.16.2004, page 1 of 9
HD74AC374/HD74ACT374
Pin Arrangement
OE 1 O0 2 D0 3 D1 4 O1 5 O2 6 D2 7 D3 8 O3 9 Gnd 10 (Top view) 20 VCC 19 O7 18 D7 17 D6 16 O6 15 O5 14 D5 13 D4 12 O4 11 CP
Logic Symbol
D0 D1 D2 D3 D4 D5 D6 D7 CP OE O0 O1 O2 O3 O4 O5 O6 O7
Pin Names
D0 - D 7 CP OE O0 - O 7 Data Inputs Clock Pulse Input 3-State Output Enable Input 3-State Outputs
Functional Description
The HD74AC374/HD74ACT374 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-state true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the Low-to-High Clock (CP) transition. With the Output Enable (OE) Low, the contents of the eight flip-flops are available at the outputs. When the OE is High, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flip-flops.
Rev.2.00, Jul.16.2004, page 2 of 9
HD74AC374/HD74ACT374
Truth Table
Inputs Dn H L X H L X Z : : : : : High Voltage Level Low Voltage Level Immaterial High Impedance Low-to-High Transition X CP L L H OE H L Z Outputs On
Logic Diagram
D0 CP CP D Q Q CP D Q Q CP D Q Q CP D Q Q CP D Q Q CP D Q Q CP D Q Q CP D Q Q D1 D2 D3 D4 D5 D6 D7
OE O0 O1 O2 O3 O4 O5 O6 O7
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
Absolute Maximum Ratings
Item Supply voltage DC input diode current DC input voltage DC output diode current DC output voltage DC output source or sink current DC VCC or ground current per output pin Storage temperature Symbol VCC IIK VI IOK VO IO ICC, IGND Tstg Ratings -0.5 to 7 -20 20 -0.5 to Vcc+0.5 -50 50 -0.5 to Vcc+0.5 50 50 -65 to +150 Unit V mA mA V mA mA V mA mA C VI = -0.5V VI = Vcc+0.5V VO = -0.5V VO = Vcc+0.5V Condition
Recommended Operating Conditions: HD74AC374
Item Supply voltage Input and Output voltage Operating temperature Input rise and fall time (except Schmitt inputs) VIN 30% to 70% VCC Symbol VCC VI, VO Ta tr, tf Ratings 2 to 6 0 to VCC -40 to +85 8 V V C ns/V VCC = 3.0V VCC = 4.5 V VCC = 5.5 V Unit Condition
Rev.2.00, Jul.16.2004, page 3 of 9
HD74AC374/HD74ACT374
DC Characteristics: HD74AC374
Item Symbol VIH Vcc (V) 3.0 4.5 5.5 VIL 3.0 4.5 5.5 3.0 4.5 5.5 3.0 4.5 VOL 5.5 3.0 4.5 5.5 3.0 4.5 Input leakage current 3 State current IIN IOZ 5.5 5.5 5.5 min. 2.1 3.15 3.85 -- -- -- 2.9 4.4 5.4 2.58 3.94 4.94 -- -- -- -- -- -- -- -- Ta = 25C typ. 1.5 2.25 2.75 1.50 2.25 2.75 2.99 4.49 5.49 -- -- -- 0.002 0.001 0.001 -- -- -- -- -- max. -- -- -- 0.9 1.35 1.65 -- -- -- -- -- -- 0.1 0.1 0.1 0.32 0.32 0.32 0.1 0.5 Ta = -40 to +85C min. max. 2.1 -- 3.15 3.85 -- -- -- 2.9 4.4 5.4 2.48 3.80 4.80 -- -- -- -- -- -- -- -- -- -- 0.9 1.35 1.65 -- -- -- -- -- -- 0.1 0.1 0.1 0.37 0.37 0.37 1.0 5.0 A A V VOUT = 0.1 V or VCC -0.1 V Unit Condition
Input Voltage
V
VOUT = 0.1 V or VCC -0.1 V
Output voltage
VOH
VIN = VIL or VIH IOUT = -50 A VIN = VIL or VIH IOH = -12 mA IOH = -24 mA IOH = -24 mA VIN = VIL or VIH IOUT = 50 A VIN = VIL or VIH IOL = 12 mA IOL = 24 mA IOL = 24 mA VIN = VCC or GND VIN(OE) = VIL, VIH VIN = VCC or GND VOUT = VCC or GND VOLD = 1.1 V VOHD = 3.85 V VIN = VCC or ground
Dynamic output current* Quiescent supply current
IOLD IOHD ICC
5.5 5.5 5.5
-- -- --
-- -- --
-- -- 8.0
86 -75 --
-- -- 80
mA mA A
*Maximum test duration 2.0 ms, one output loaded at a time.
Recommended Operating Conditions: HD74ACT374
Item Supply voltage Input and output voltage Operating temperature Input rise and fall time (except Schmitt inputs) VIN 0.8 to 2.0 V Symbol VCC VI, VO Ta tr, tf Ratings 2 to 6 0 to VCC -40 to +85 8 V V C ns/V VCC = 4.5V VCC = 5.5V Unit Condition
Rev.2.00, Jul.16.2004, page 4 of 9
HD74AC374/HD74ACT374
DC Characteristics: HD74ACT374
Item Symbol VIH VIL Output voltage VOH VCC (V) 4.5 5.5 4.5 5.5 4.5 5.5 4.5 VOL 5.5 4.5 5.5 4.5 Input current 3 State current ICC/input current Dynamic output current* Quiescent supply current IIN IOZ ICCT IOLD IOHD ICC 5.5 5.5 5.5 5.5 5.5 5.5 5.5 min. 2.0 2.0 -- -- 4.4 5.4 3.94 4.94 -- -- -- -- -- -- -- -- -- -- Ta = 25C typ. 1.5 1.5 1.5 1.5 4.49 5.49 -- -- 0.001 0.001 -- -- -- -- 0.6 -- -- -- max. -- -- 0.8 0.8 -- -- -- -- 0.1 0.1 0.32 0.32 0.1 0.5 -- -- -- 8.0 Ta = -40 to +85C min. max. 2.0 -- 2.0 -- -- 4.4 5.4 3.80 4.80 -- -- -- -- -- -- -- 86 -75 -- -- 0.8 0.8 -- -- -- -- 0.1 0.1 0.37 0.37 1.0 5.0 1.5 -- -- 80 A A mA mA mA A V Unit Condition
Input voltage
V
VOUT = 0.1 V or VCC-0.1 V VOUT = 0.1 V or VCC -0.1 V VIN = VIL or VIH IOUT = -50 A VIN = VIL VIN = VIL or VIH IOUT = 50 A VIN = VIL VIN = VCC or GND VIN = VIL, VIH VOUT = VCC or GND VIN = VCC-2.1 V VOLD = 1.1 V VOHD = 3.85 V VIN = VCC or ground IOL = 24 mA IOL = 24 mA IOH = -24 mA IOH = -24 mA
*Maximum test duration 2.0 ms, one output loaded at a time.
AC Characteristics: HD74AC374
Ta = +25C CL = 50 pF Min Typ Max 60 100 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 110 155 11.0 8.0 10.0 7.0 9.5 7.0 9.0 6.5 10.5 8.0 8.0 6.5 -- -- 13.5 9.5 12.5 9.0 11.5 8.5 11.5 8.5 12.5 11.0 11.5 8.5 Ta = -40C to +85C CL = 50 pF Min Max 60 100 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 -- -- 15.5 10.5 14.0 10.0 13.0 9.5 13.0 9.5 14.5 12.5 12.5 10.0 MHz ns ns ns ns ns ns
Item Maximum clock frequency Propagation delay CP to On Propagation delay CP to On Output enable time Output enable time Output disable time Output disable time Note:
Symbol fmax tPLH tPHL tZH tZL tHZ tLZ
VCC (V)*1 3.3 5.0 3.3 5.0 3.3 5.0 3.3 5.0 3.3 5.0 3.3 5.0 3.3 5.0
Unit
1. Voltage Range 3.3 is 3.3 V 0.3 V Voltage Range 5.0 is 5.0 V 0.5 V
Rev.2.00, Jul.16.2004, page 5 of 9
HD74AC374/HD74ACT374
AC Operating Requirements: HD74AC374
Ta = +25C CL = 50 pF Item Setup time, HIGH or LOW Dn to CP Hold time, HIGH or LOW Symbol VCC (V)*1 Typ tsu 3.3 2.0 th 5.0 3.3 5.0 3.3 5.0 Note: 1. Voltage Range 3.3 is 3.3 V 0.3 V Voltage Range 5.0 is 5.0 V 0.5 V 1.0 -1.0 -4.0 4.0 2.5 Ta = -40C to +85C CL = 50 pF Unit ns ns ns
Guaranteed Minimum 5.5 6.5 4.0 1.0 1.5 5.5 4.0 4.5 1.0 1.5 6.0 4.5
Dn to CP CP pulse width, HIGH or LOW tw
AC Characteristics: HD74ACT374
Ta = +25C CL = 50 pF Item Maximum clock frequency Propagation delay CP to On Propagation delay CP to On Output enable time Output enable time Output disable time Output disable time Note: Symbol fmax tPLH tPHL tZH tZL tHZ tLZ VCC (V)*1 Min 5.0 100 5.0 5.0 5.0 5.0 5.0 5.0 1.0 1.0 1.0 1.0 1.0 1.0 Typ 160 8.5 8.0 8.0 8.0 8.5 7.0 Max -- 10.0 9.5 9.5 9.0 11.5 8.5 Ta = -40C to +85C CL = 50 pF Min 90 1.0 1.0 1.0 1.0 1.0 1.0 -- 11.5 11.0 10.5 10.5 12.5 10.0 Max MHz ns ns ns ns ns ns Unit
1. Voltage Range 5.0 is 5.0 V 0.5 V
AC Operating Requirements: HD74ACT374
Ta = +25C CL = 50 pF Item Symbol Setup time, HIGH or LOW tsu Dn to CP Hold time, HIGH or LOW th Dn to CP CP pulse width, HIGH or LOW tw Note: VCC (V)*1 Typ 5.0 1.0 5.0 5.0 0.0 2.0 Ta = -40C to +85C CL = 50 pF Unit ns ns ns
Guaranteed Minimum 7.0 5.5 1.5 7.0 1.5 5.0
1. Voltage Range 5.0 is 5.0 V 0.5 V
Capacitance
Item Input capacitance Power dissipation capacitance Symbol CIN CPD 4.5 80.0 Typ pF pF Unit VCC = 5.5 V VCC = 5.0 V Condition
Rev.2.00, Jul.16.2004, page 6 of 9
HD74AC374/HD74ACT374
Package Dimensions
As of January, 2003
Unit: mm
24.50 25.40 Max 20 11
7.00 Max 6.30
1 0.89
1.27 Max
10 1.30
2.54 Min 5.08 Max
7.62
0.51 Min
2.54 0.25
0.48 0.10
0.25 - 0.05 0 - 15
+ 0.11
Package Code JEDEC JEITA Mass (reference value)
DP-20N -- Conforms 1.26 g
Unit: mm
24.50 25.40 Max 20 11
1 0.89
1.27 Max
10 1.30 7.62
7.00 Max 2.54 Min 5.08 Max
0.51 Min
6.30
2.54 0.25
*0.48 0.08
*0.25 0.06 0 - 15
*NI/Pd/AU Plating
Package Code JEDEC JEITA Mass (reference value)
DP-20NEV -- Conforms 1.26 g
Rev.2.00, Jul.16.2004, page 7 of 9
HD74AC374/HD74ACT374
As of January, 2003
12.6 13 Max
20
Unit: mm
11
1
10
5.5
0.80 Max
2.20 Max
*0.20 0.05
0.20 7.80 + 0.30 -
1.15
1.27
*0.40 0.06
0.10 0.10
0 - 8
0.70 0.20
0.15
0.12 M
*Ni/Pd/Au plating
Package Code JEDEC JEITA Mass (reference value)
FP-20DAV -- Conforms 0.31 g
As of January, 2003
12.8 13.2 Max 20 11
7.50
Unit: mm
2.65 Max
1 0.935 Max
10
*0.25 0.05
0.25 10.40 + 0.40 -
1.45
0.20 0.10
0 - 8
0.57 0.70 + 0.30 -
1.27
*0.40 0.06
0.15 0.12 M
*Ni/Pd/Au plating Package Code JEDEC JEITA Mass (reference value) FP-20DBV Conforms -- 0.52 g
Rev.2.00, Jul.16.2004, page 8 of 9
HD74AC374/HD74ACT374
As of January, 2003
Unit: mm
6.50 6.80 Max 20 11
4.40
1
10 0.65 1.0 6.40 0.20 0.65 Max
*0.15 0.05
*0.20 0.05
0.13 M
1.10 Max
0.10
0.07 +0.03 -0.04
0 - 8
0.50 0.10
*Ni/Pd/Au plating
Package Code JEDEC JEITA Mass (reference value)
TTP-20DAV -- -- 0.07 g
Rev.2.00, Jul.16.2004, page 9 of 9
Sales Strategic Planning Div.
Keep safety first in your circuit designs!
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
RENESAS SALES OFFICES
Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501 Renesas Technology Europe Limited. Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900 Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11 Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836 Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999 Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952 Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001
http://www.renesas.com
(c) 2004. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon .1.0

▲Up To Search▲

Price & Availability of HD74AC374FPEL

	To Download HD74AC374FPEL Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .